. The dashed black rectangle encloses the simulation domain, which is restricted to the gate contact region and the extension of Lside=50nm on source/drain sides. The source/drain extensions beyond virtual contacts are modeled by two series resistances RS and RD, respectively. Two gate contact geometries curved (black) and flat (dashed white) are investigated. Abstract The scaling behavior of ultra-scaled InAs HEMTs is investigated using a 2-dimensional real-space effective mass ballistic quantum transport simulator. The simulation methodology is first benchmarked against experimental I d -V gs data obtained from devices with gate lengths ranging from 30 to 50 nm, where a good quantitative match is obtained. It is then applied to optimize the logic performance of not-yetfabricated 20nm InAs HEMT. It is demonstrated that the best performance is achieved in thin InAs channel devices by reducing the insulator thickness to improve the gate control while increasing the gate work function to suppress the gate leakage.
Introduction
III-V High Electron Mobility Transistors (HEMTs) have emerged as potential candidates for high-speed, low-power logic applications beyond Si-CMOS technology [1] [2] [3] [4] [5] . Device simulation may help experimentalists scale the gate length of HEMTs below 30 nm to keep following Moore's law. However, performances predictions of not-yet-fabricated transistors require a simulator that reproduces available experimental data. We demonstrate very good quantitative agreement of our simulations with experimental data [4] on InAs HEMTs with gate lengths ranging from 30 to 50 nm. As opposed to other quantum transport tools our real-space simulator captures both the OFF-and the ON-state currents of transistors by injecting carriers from all contacts [6] . The calibration of the simulator with experimental data at different gate lengths allows us to study the scalability of InAs HEMTs. We find that (i) such devices are perfectly viable at a gate length of 20nm, (ii) source-to-drain tunneling remains manageable at 20nm despite the low InAs effective mass, (iii) the InAlAs dielectric layer separating the multiquantum-well InGaAs-InAs-InGaAs channel from the gate contact should be reduced to 3nm to maintain a good electrostatic control as well as low subthreshold slopes and DIBL, (iv) the metal work function of the gate contact should be increased to keep the gate leakage current small and to push the threshold voltage to positive values, and (v) the InAs channel thickness should be reduced to improve the short channel characteristics. By design optimizations we demonstrate a 20nm InAs HEMT design with S = 87 mV/dec, DIBL = 110 mV/V, I ON =372 A/m, I ON /I OFF = 2.9×10 3 , and g m,max = 1.7 mS/μm.
Approach
InAs HEMTs with gate lengths of 20, 30, 40, and 50 nm are considered (Fig.1, similar 
The device and the gate contact are treated as a single entity on a quantum mechanical level. Real-space Schrödinger and Poisson equations are solved self-consistently using the effective mass approximation and a 2-D finite-difference grid [6] . Neumann boundary conditions are applied everywhere to the Poisson domain except at the gate contact where Dirichlet boundary conditions are applied. In the ballistic transport model used here, electrons are injected into the device at different wave-vector and energy values and the resulting contributions are summed up to give carrier and current densities. The effective masses of the biaxially strained InAs channel are extracted from a tight-binding bandstructure calculation which includes InGaAs and InAlAs buffer layers Thus, important bandstructure effects due to band non-parabolicity, confinement, and biaxial strain in InAs channel are captured through modified effective masses.
Results

Benchmarking at Large Gate Lengths:
The experimental transfer characteristics I d -V gs at V ds =0.05 V and V ds =0.5 V of InAs HEMTs with gate lengths of 30, 40, and 50 nm are compared to simulation results in Fig. 2 . To obtain a good agreement between simulation and measurement, the device dimensions such as gate length, insulator thickness, and metalwork function are slightly modified within experimental uncertainties. The performance parameters calculated from the experimental and simulated I d -V gs show a reasonable agreement as shown in the table in Fig. 3 . An accurate description of the gate contact shape strongly influences gate leakage current distributions (Fig. 4 and 5 subthreshold regime. The edge-leakage mechanism of current crowding at the edges of the gate contact is explained in Fig.  6 . A square or a curved gate contact geometry acts differently on the current magnitude as illustrated in Fig. 6 . The fits in Fig. 2 have been enabled by the consideration of a curved contact geometry, characterized by a thicker dielectric layer at its edges and smaller leakage currents. The curved geometry is a result of the isotropic wet chemical etching process used to thin down the InAlAs insulator layer. Not only do we match experiments quantitatively but we provide device metrology [8] through simulation.
Design exploration of a 20nm InAs HEMT:
After benchmarking our simulator to the "large" experimental structures we explore the performance of devices with a 20 nm gate length. A flat gate contact geometry is used because it providests a better gate control as compared to the curved contact and it can be realized with slight fabrication modifications [1] . The threshold voltage (V T ) is determined from linear extrapolation of I d -V gs at the peak transconductance to zero I d (maximum-g m method). The ONstate is defined to be V g =V T +2V DD /3, V d =V DD , V s =0 while the OFF-state is defined to be V g =V T -V DD /3, V d =V DD , V s =0, where V DD =0.5 V. The effect of InAlAs insulator thickness (t ins ) on the HEMT performance is depicted in Fig. 8 . For devices with a metal work function (Φ M ) of 4.7 eV the subthreshold slope (S) degrades as the InAlAs layer becomes thinner than 3.4 nm due to an increase of the gate leakage current. This degradation can be controlled by increasing Φ M to 5.1 eV, which increases the tunneling barrier heights between the gate and the InAs channel, reduces the gate leakage, and therefore increases the I ON /I OFF ratio, even with an InAlAs layer scaled down to 3 nm ( Fig. 8 and 9 ). Enhancement-mode devices can be realized by increasing Φ M to shift V T to a positive value which is essential in CMOS logic applications (Fig. 9) . The effect of t ins and Φ M on the device performance are highly correlated and both these parameters should be optimized together to improve device performance. The InAs quantum well thickness also plays a crucial role to improve the short channel behavior because it affects confinement and gate control of carriers in the channel. The subthreshold slope, Drain-Induced-BarrierLowering (DIBL), and I ON /I OFF ratio improve as the InAs channel thickness is reduced (Fig. 10) . Finally, Fig. 11 demonstrates that a very good short channel performance and enhancement-mode operation can be achieved if a thin InAlAs insulator (t ins =3nm) is combined with a thin InAs channel (t InAs =3.4nm), and a high metal work function (Φ M =5.1eV).
Conclusion
We have developed simulation tools and methodologies for the analysis, metrology, and optimization of ultra-scaled III-V HEMTs. Gate tunneling is found to be critical in the device analysis. The accurate description of the shape of the gate contact is crucial to replicate the experimental results. The scaling study on 20 nm InAs HEMT suggests that best performance can be achieved in thin InAs channel devices by reducing the insulator thickness to improve the gate control while increasing the gate work function to suppress the gate leakage. We released the simulation tool OMEN_FET that generates these results on nanoHUB.org. 
